A High Speed KECCAK Coprocessor for Partitioned NSP Architecture on FPGA Platform

Submitted by user123 on Sat, 07/17/2021 - 10:36
Author Name
Rourab Paul and Saneep Kumar Shukla
Published In
VDAT 2017: 21st International Symposium on VLSI Design and Test
Year
2017